Do these timing changes correlate to typical cache sizes or changes in stride?

Computer Architecture Introduction The memoy hierarchy of a given microprocessor typically is composed of at least three levels of cache between the CPU and main memory.  It is possible for a fourth level to be present in the form of eDRAM in some CPUs.  In multicore processors, each core will have its own level 1 […]